EDA作業(yè)
0.png (46.57 KB, 下載次數(shù): 91)
下載附件
2018-7-1 16:42 上傳
全部資料51hei下載地址：
汽車(chē)尾燈控制器設(shè)計(jì).rar
(363.1 KB, 下載次數(shù): 65)
2018-7-1 14:11 上傳
點(diǎn)擊文件名下載附件
下載積分: 黑幣 -5
- Library ieee;
- Use ieee.std_logic_1164.all;
- Use ieee.std_logic_unsigned.all;
- Entity tp is
- Port(clk:in std_logic;
- Left:in std_logic;
- Right:in std_logic;
- Brake:in std_logic;
- Night:in std_logic;
- Ld1,Ld2,Ld3:out std_logic;
- Rd1,Rd2,Rd3:out std_logic);
- End;
- Architecture bh of tp is
- Component sz is
- Port(clk:in std_logic;
- Cp:out std_logic);
- End component;
- Component ctrl is
- Port(left,right,brake,night:in std_logic;
- Lp,rp,lr,brake_led,night_led:out std_logic);
- End component;
- Component lc is
- Port(clk,lp,lr,brake,night:in std_logic;
- Ledl,ledb,ledn:out std_logic);
- End component;
- Component rc is
- Port(clk,rp,lr,brake,night:in std_logic;
- Ledr,ledb,ledn:out std_logic);
- End component;
- Signal tmp0,tmp1,tmp2,tmp3,tmp4:std_logic;
- Signal err0,err1,err2,err3,err4,err5:std_logic;
- signal bm:std_logic;
- Begin
- U1:sz port map(clk,bm);
- U2:ctrl port map(left,right,brake,night,tmp0,tmp1,tmp2,tmp3,tmp4);
- U3:lc port map(clk,tmp0,tmp2,tmp3,tmp4,err0,err1,err2);
- U4:rc port map(clk,tmp1,tmp2,tmp3,tmp4,err3,err4,err5);
- Ld1<=err0 and bm;
- Ld2<=err1;
- Ld3<=err2;
- Rd1<=err3 and bm;
- Rd2<=err4;
- Rd3<=err5;
- End;
|
QQ好友和群
QQ空間
騰訊微博
騰訊朋友
收藏
淘帖
頂
踩
